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A 0.3-1.2V Schottky-Based
CMOS ZTC Voltage Reference
Pedro Toledo, David Cordova, Student Member, IEEE, Hamilton Klimach, Member, IEEE, Sergio Bampi, Senior
Member, IEEE and Paolo Crovetti, Member, IEEE
Abstract—A voltage reference based on MOSFETs operated
under Zero Temperature Coefficient (ZTC) bias is proposed.
The circuit operates in a power supply voltage range from 0.3V
up to 1.2V and outputs three different reference voltages using
Standard-VT (SVT), Low-VT (LVT), and Zero-VT (ZVT) MOS
transistors biased near their ZTC point by a single PTAT current
reference. Measurements on 15 circuit samples fabricated in a
standard 0.13-µm CMOS process show a worst-case normalized
standard deviation (σ/µ) of 3% (SVT), 5.1% (LVT) and 10.8%
(ZVT) respectively with a 75% of confidence level. At the nominal
supply voltage of 0.45 V, the measured effective temperature
coefficients (TCeff) range from 140 to 200 ppm/oC over the full
commercial temperature range. At room temperature (25oC), line
sensitivity in the ZVT VR is just 1.3%/100mV, over the whole
supply range. The proposed reference draws around 5 µW and
occupies 0.014 mm2 of silicon area.
Index Terms—low voltage, voltage reference, Schottky diode,
zero temperature coefficient (ZTC) condition.
I. INTRODUCTION
IN recent years, MOSFET-only voltage references at sub-1V supply have been extensively studied [1] to address the
limits of nanoscale technologies and the requirements of low
power applications. Most MOSFET-only voltage references
have been obtained taking advantage of the thermal drift of the
difference in the threshold voltages (VT ) either of two NMOS
devices [2–4] or of an NMOS and of a PMOS device [5],
or exploiting the VT dependence on the transistors geometry
[6], [7], or even biasing the MOSFET at its Zero Temperature
Coefficient (ZTC) operating point [8–11].
Aiming to reconfigurability, which is highly demanded in
present-day energy constrained applications [12], ZTC-based
references are particularly attractive since, unlike in other
solutions, where thermal compensation is achieved at a single,
fixed, process-dependent voltage VREF , they can be more
easily re-configured to operate at different output voltages
without extra circuitry and power overhead. Moreover, ZTC-
based references are appealing since a ZTC bias point can be
found in UTBB SOI, FinFET devices and advanced MOSFETs
technologies as well [13], indicating itself as good strategy for
future reference designs.
In this paper, an ZTC-based integrated reference exploiting
the approach outlined in [14] is demonstrated on silicon for
the first time. Based on the ZTC theoretical modeling aspects
reviewed herein, the reconfigurability of the final desired
voltage reference by changing the PTAT current generator
under the same device is also demonstrated. The measured
power consumption of the proposed circuit (5µW) is in the
average of other ZTC-based solutions such as [15], [16], and
it could be pushed down to the hundred nanowatt range by the
250 300 350 400 450 500 550 600
10
20
30
40
50
VT0=193 mV
VGZ=445 mV
IDZ=21.9 µA
i f z=131
∆IDS <0, i fPTAT
∆IDS >0, i fCTAT
(VGZ , IDZ)
ZTC point
∆IDS=0, i f z
VGB (mV)
I D
S
(µ
A
)
-55 oC
27 oC
125 oC
(a)
−55 −25 5 35 65 95 125350
400
450
500
550
Temperature (oC)
V G
B
(m
V
) ∆IDS >0
∆IDS=0
∆IDS <0
5
12.5
20
27.5
35
i fCTAT TCVGB=6 ppm/oC
TCIDS=6 ppm/oC
i f z TCIDS=0 ppm/oC
TCVGB=74 ppm/
oC
i fPTAT TCIDS=2000
ppm/oC
TCVGB=30 ppm/
oC
I D
S
(µ
A
)
(b)
Fig. 1. (a) ZTC condition for a standard NMOS transistor in a 0.13-µm CMOS
process. (b) In solid line, VGB(T,∆IDS = IDS− IDZ) with the right amount of
thermal drift TCIDS applied into the MOS transistor. In dashed line, the bias
currents with the needed thermal drift TCIDS .
approach proposed in [17] at the cost of increased area (using
very low aspect ratio (W/L), i.e., very large transistor length).
II. MOSFET ZTC CONDITION REVIEW
In a MOSFET, the ZTC condition for the drain current
follows from the mutual cancellation of the mobility and
threshold voltage dependencies on temperature, which occurs
at a particular MOSFET gate-to-bulk voltage bias. The best-
known simplified model for this gate-to-bulk voltage at ZTC
condition, which was initially proposed by [18] and then
deeply explored in [16] and [10], is given by
VGZ =VT0(T0)+nVSB−αVT0T0 (1)
JDZ =
IDZ
(W/L)
=
µn(T0)T 20 C
′
ox
2n
α2VT0 (2)
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Fig. 2. Proposed 0.45-V CMOS voltage reference schematic circuit.
where T0 is the room temperature, VT0(T0) is the threshold
voltage at room temperature, n is the slope factor, VSB is
the source-bulk voltage, αVT0 is the thermal coefficient of the
threshold voltage (stressing that VT decreases with T ), µn(T0)
is the low field mobility at room temperature, C′ox is the oxide
capacitance per unit of area and WL is the transistor aspect ratio.
The JDZ can be defined as ZTC normalized drain-current and
one can readily conclude that VGZ and JDZ are only dependent
on device fabrication processes.
Fig. 1 (a) shows the drain current of a long-channel NMOS
transistor in saturation as a function of the gate-bulk voltage
(VGB), simulated over temperatures ranging from -55 to 155
°C in standard 0.13-µm CMOS. The ZTC operation point can
be seen to be around VGB ≈ 445 mV for a transistor with VT
= 193 mV and L = 1 µm. From the same Fig. 1 (a), looking
at the vertical dotted lines, it can be observed that if the bias
point is not exactly at ZTC, the VGB or ID has a nearly linear
PTAT or CTAT behavior depending on its value, which can be
expressed by series expansion around VGZ as:
VGB(T ) =VGZ−
(
βz∆ID
ISQWL
)
T (3)
where ∆ID = ID− IDZ indicates how far from ZTC operating
point the transistor is biased and βz is defined as the ZTC
slope [10], [18].
To eliminate the first order temperature drift close to the
ZTC, a drain current ID with a suitable temperature coefficient
TCPTAT should be applied, i.e., it is needed to find out
the forward inversion level (i f0) in which, once TCPTAT is
applied, the VGB associated to this i f0 becomes less sensitive to
temperature variations. As detailed in [10], this is equivalent,
indeed, to change the reference voltage VREF achieving ZTC
condition, as highlighted in (4) and (5), or in other words,
to re-configure the same circuit so that to obtain a different,
first-order temperature independent, reference voltage VREF .
VREF =VT0+nφt0
[√
1+ i f0−2+ log
(√
1+ i f0−1
)]
(4)
(5)
|αVT0 |q
nk
=
[
TCPTATT0
2
−
(
αµ + 2
2
)](
i f0√
1 + i f0 + 1
)
+
[√
1 + i f0 − 2 + log
(√
1 + i f0 − 1
)]
where φt0 is the thermal voltage at room temperature, k is
the Boltzmann constant, q is the elementary electric charge,
and i f0 is defined as the ZTC forward inversion level for
an associated TCPTAT . Note that i f0 is related to i f PTAT and
i fCTAT in Fig. 1(b) and VREF can be set up based on both
parameters, VT0 and TCPTAT .
III. VOLTAGE REFERENCE ANALYSIS AND DESIGN
The design of a 0.3-1.2V voltage reference based on the
approach revised in the previous Section and featuring a
Schottky-diode based PTAT current reference for low voltage
operation is proposed in the following subsections.
A. Schottky-diode based PTAT Current Reference
To achieve low-voltage operation, a low power PTAT current
is generated using the forward voltage difference of two
Schottky diodes operated under different current densities by
a current mirror. Fig. 2 shows the schematic diagram of
the PTAT current reference where a two-stage operational
amplifier topology was chosen to increase the loop gain so that
to enhance power supply rejection (PSR). The PTAT current
analysis is given in [19], and leads to the following well known
expression of the thermal drift:
IPTAT = I0(1+TCPTAT (T −T0)) (6)
where
I0 =
nφt0 log(K)
R0
∴ TCPTAT =
1
T0 [1+α1(T −T0)]2
(7)
R0 is poly resistance at room temperature, α1 is its first order
temperature dependence and K is ratio area between D2 and
D1.
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Fig. 3. Simulated PTAT current source temperature dependence.
TABLE I
SIMULATED PERFORMANCE OF THE VOLTAGE REFERENCE
Process 0.13-μm?
Temp. Rage (°C) -55 ↔ 125
VDD (V) 0.45 ↔ 1.2
Transistor Type SVT LVT ZVT
VREF † (mV) 312 237 51
VREF μ/σv (%) 5.7 9.7 22.5
LS (V/100mV) 3.55 3.9 1.5
TCe f f † (ppm/°C) 214 372 953
PSR @ DC † (dB) -28 -27.5 -36.8
Power⊕ (µW) 5.9
⊕@( 27 °c, VDD,MIN ); ? Simulation results; † Process and Mismatch (1000 runs)
B. Circuit Analysis and Design
The complete schematic of the proposed voltage reference is
also shown in Fig. 2, and includes a low supply PTAT current
reference biasing three diode-connected NMOS transistors op-
erated close to their ZTC bias points. Using this topology it is
possible to generate the needed amount of current temperature
dependence TCPTAT in order to compensate the first order
temperature drift as described by (3) and discussed at Section
II. The PTAT current reference by counterbalancing the CTAT
behavior of the ZTC vicinity results a first order temperature
compensation and provides a voltage reference given by (4)
and (5).
The reference voltages are obtained directly from the gate-
bulk voltages (VGS=VREF ) of MSVT, MLVT and MZVT. Based
on (4)-(6), i.e., after generated the bias current with a defined
TCPTAT and found out the i f0, each diode-connected transistor
in Fig. 2 can be properly designed and their aspect ratio can
be obtained by the procedure reported in [14]. In particular,
transistor aspect ratio
(W
L
)
can be expressed as a function of
its inversion level i f [20] in (8) as:(
W
L
)
= ID(T0)
(
µn(T0)C′oxn
φ2t0
2
i f0
)−1
(8)
which can be simplified as(
W
L
)
=
2nI0
Cox
(
TCPTAT
2|αVT0 |
− αµ
T0
)2
(9)
in strong inversion.
C. Simulation Results
Using a 0.45 V supply voltage, the voltage reference is
simulated under the temperature range from -55 to 125 °C
RD1 D2,
M1,2,3,4,5 Cc
C0
SVT, LVT,  ZVTM M1,2,3,4,5,6
µm156
92
µ
m
Fig. 4. Micrograph of the proposed 0.45 V voltage reference.
5.7
9.7
22.5
Fig. 5. Supply voltage dependence of 15 measured samples (solid), and typical
voltage reference (dashed).
in order to predict the following performance parameters:
PTAT current (IPTAT ) and reference voltages (VREF ), effective
temperature coefficients (10),
TCe f f =
VREFmax −VREFmin
(Tmax−Tmin)VREF(T0)
(10)
line sensitivity (11),
LS=
VREF(VDD=1.8V )−VREF(VDD=0.45V )
(1.8V −0.45V )VREF(VDD=0.45V )
(11)
power supply rejection (PSR) and power consumption. The
same expressions are used in section IV. Fig. 3 shows the
PTAT current reference temperature dependence, which was
designed for an 1 µA nominal value at 27 °C and a temperature
coefficient TC of 4000 ppm/°C. As can be noted, the PTAT
current temperature dependence is not linearly constant for
entire temperature range, and decreases at high temperatures,
specially above 90 °C. The proposed circuits simulated results
are summarized in Table I which will be compared against its
measured performances. Each performance metric presented
in Table I represents the median value of 1000 Monte Carlo
runs.
IV. MEASUREMENTS RESULTS
The proposed circuit was designed and fabricated in a
standard 0.13-µm CMOS process. Fig. 4 shows the chip
photo and its layout, which occupies a total silicon area of
0.014 mm2. Measurements were performed using a Keysight
4156C Semiconductor Parameter Analyzer for DC sweep, and
a Tenney Jr. thermal chamber for temperature control. A total
of 15 chips were packaged and measured. Their supply voltage
dependence at room temperature is shown in Fig. 5 and proves
to be compatible with simulated normalized standard deviation
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TABLE II
PERFORMANCE COMPARISON BETWEEN THE PROPOSED CIRCUIT AND MICROPOWER SUB-1 V STATE-OF-THE-ART VOLTAGE REFERENCES
Parameter This Work [21]st [22]st [23] [24] [25] [26] [27] [28]SVT LVT ZVT
Process (µm) 0.13 0.09 0.5 0.032 0.6 0.5 0.18 0.4 SIMOX
Temp. Rage (°C) 0 - 85 5 - 100 5 - 70 0 - 125 0 - 100 -40 - 125 -40 - 140 27 - 125 20 - 80
VDD (V) 0.3-1.2 0.5 1.2 0.9 0.98 0.95 0.85 0.84 0.6
VREF (mV) 306.8 241.8 56.9 251 400 545 603 628 500 518 530
LS (%/V) 13 18 31.1 3 1.4 - 3.6 - 4.4 0.1 -
TC (ppm/°C) 81.5 24.2 114 263 107 962 15 17 33 116 37.7
PSR @ 100 Hz (dB) -29 -28.3 -34.7 - - - -44 - - - -
Power (µW) 4.12 450 59.4 12.6 17.6 10 9 4.6 100
Area (mm2) 0.014 0.02 N/A 0.016 0.24 1.09 - 0.1 0.06
FoM (oC3/W×mm2) 3.87 6.34 3.88 0.0038 - 0.080 0.158 0.147 - 0.18 0.016
st Schottky-diode-based ⊕@( 27 °C VDD = 0.45V ),‡@(27 °C, VDD = 0.45V to 1.2V ) †@(VDD = 0.45V )
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Fig. 6. Measured temperature dependence proposed voltage references @ VDD = 0.45 V of untrimmed (a) SVT, (b) LVT and (c) ZVT. (d) Measured PSR @
VDD = 1.2 V.
(σ/µ) of the reference voltage estimated from 1000 Monte
Carlo simulations.
Fig. 6 shows the measured temperature dependence of the
three outputs of the proposed voltage reference. To delivery a
reasonable estimation of the circuit yield, the statistical bench-
marking proposed in [29] is adopted here. Roughly speaking,
[29] suggests to include confidence level and interval errors
whenever experimental characterization over a limited number
of samples is performed. Since only 15 measured samples are
considered here, a 75% confidence level is considered in post-
measurement statistical analysis. Based on this approach, an
output reference voltage (SVT, LVT, ZVT), with a mean value
in the interval of µSVT = (304.6, 309.0) mV and a standard
deviation for different samples in the same batch in the interval
σSVT = [5.827,9.101] mV, µLVT = [238.91, 244.75] mV and
σLVT = [7.845, 12.25] mV, µLVT = [238.9, 244.7] mV and σLVT
= [7.845, 12.25] mV, µZVT = [55.51, 58.37] mV and σZVT =
[3.83, 5.991] mV, respectively, have been reported.
The power supply voltage rejection (PSR) is shown in Fig
6 (d). Even though presenting a relatively high LS, around
11.9∼33.6 %/V, it could be significantly reduced by regulating
its VDD using a sub-0.5 V supply voltage reference.
In Tab.II, the performance of the proposed circuit are
compared with other pn− and Schottky-diode-based sub-1 V
voltage references in the literature. It is worth being observed
that the mean and standard deviation of the other references
in the table have been calculated in the conventional way.
The LS and TC values in Tab.II are the central value of
mean interval; similar procedure done for VREF . While the
minimum supply voltage for the LVT version is comparable
to [21], the ZVT output presented here starts to operate
above 0.3V supply. The proposed topology was designed to
optimize power consumption, consuming more than 10× less
power than previous Schottky-diode-based implementations
(At 0.45V VDD, measured chips consume in average between
3.8 µW at 0oC and 7 µW at 85oC). The LVT output shows
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a smaller TC. In addition, our reference circuit occupies the
lower silicon area. The overall performance of our voltage
reference can be evaluated using a Figure of Merit (FoM)
[30]:
FoM =
(TMAX−TMIN)2
TC×Power×Area ×
1
1015
(12)
and the proposed circuit presents one of the best FoM
performance among others Schottky-diode based, low voltage
references considered for comparison.
V. CONCLUSION
A voltage reference circuit operated under the MOSFET
ZTC condition at 0.45 V has been proposed in this paper.
The circuit generates three voltage references by biasing three
MOS transistors with different threshold (standard-VT , low-
VT and zero-VT ) under the ZTC condition, sharing the same
current reference core. The proposed circuit has been designed
in a standard 0.13-µm CMOS process. Based on measurement
results on 15 samples, three voltage references ranging from
47.66 up to 317 mV nominal voltages have been obtained,
achieving a best measured TC of 73 ppm/°C over the whole 0
to 85 °C temperature range with a power consumption more
than 10× less than previous Schottky-based implementations.
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